**Field Programmable Gate Arrays Project Report**

**Subject**

Advanced Computer Architecture

**Topic**

Hardware Platform Demonstration using Vitis Tools

**Presented by**  
Prasiddh Dhameliya - 4732329

Venil Kukadiya – 4732328

Radha Mungara-3773271

**Guided by**

Prof. Dr. Nima Taherinejad

Hasani Pouria

**Date of Submission**

28 July 2024

**Heidelberg University**

Hardware Platform Demonstration


**Introduction**

The "Hardware Platform Demonstration using Vitis Tools" is a project targeted at demonstrating the functionality and performance of a hardware platform based on Xilinx technology. This paper presents a comprehensive description of the project goals, its implementation, and results. The key objective was to develop source code and modify it in such a manner that it would clearly demonstrate the capability of the hardware platform.

In particular, the setup of the hardware, coding, and optimization, and lastly, attainment of performance metrics and analysis for the same, were carried out for the project. By attaining specified functionalities and thus measuring the performance of the system, the project as such illustrates the great flexibility and robustness of Xilinx technology in real-life applications.

**Hardware Platform:**

The hardware platform employed in this project is built on Xilinx technology, renowned for its robust and flexible solutions in hardware design. The platform comprises several integral components, each contributing to the overall functionality. Below is a detailed block diagram showcasing the hardware platform, illustrating the interconnections and primary components.

****The block diagram represents a MicroBlaze-based embedded system implemented on an FPGA. The main component is the MicroBlaze soft processor, which interfaces with various peripherals and memory components through an AXI interconnect.

The MicroBlaze Processor will be configured to act as the central processing unit within our design. Since it is an ultra-flexible and customizable processor core, it offers the potential for control over many different tasks—thus being suitable for any embedded system application. The processor shall interface with all the system parts via LMB and AXI interfaces for flawless data and instruction flow.

We included a MicroBlaze Debug Module to help in debugging and monitoring. This module provided support for running real-time debugging and integrated a UART for serial communication, which is essential during development for any I/O operations, as data is sent and received easily.

A critical component in this design house is the LMB, interconnecting the MicroBlaze processor to local memory and other peripherals. The LMB BRAM Controllers manage this connection to the block RAM, BRAM. The Block Memory Generator is the main storage for program instructions and data; it features dual-port BRAM, which means it is capable of supporting two accesses at the same time. This provides fast access via the LMB.

The Clocking Wizard (clk\_wiz\_0) manages the clock synchronization across all components. This module provides stable clock signals, which form the backbone of timing and coordination in the FPGA, making the system work as seamlessly as possible.

From a system reliability perspective, there will be a Processor System Reset module (proc\_sys\_reset\_0) available. It manages the reset functions by combining a number of signals to create a reset that, when required, correctly restarts the system.

We have also included a Binary Counter, which generates periodic signals (c\_counter\_binary\_0). What it does in our setup is to indicate that the heart is still beating. This might be a simple but effective way to check whether the system is working.

Finally, the Zynq Processing System—the processing\_system7\_0 component—serves as the interface between the FPGA and the outside world. It manages fixed IO operations and the external connections, making it possible for other devices or systems to communicate with it.

This block diagram is basically the backbone of our entire lab setup—how different components interact and interface to provide a certain kind of functionality.

**Part-1 Implementing Polled and Interrupt-Driven I/O on Xilinx MicroBlaze**

In this paper, we have compared two approaches to IO operations handling with the soft processor Xilinx MicroBlaze: polled IO and interrupt-driven IO. The aim was mostly to determine the difference in effectiveness and responsiveness for both implementations using a UART interface.

In the polled IO method, the processor continuously gets the status registers of the UART to know if there is new data or if it is ready to send the data. Although the approach is quite simple, it is inefficient because every time, it has to query the status flags like RX\_FIFO\_VALID\_DATA and TX\_FIFO\_FULL\_MASK, which waste processing time.

Interrupt-driven I/O enhances efficiency by setting the UART to generate an interrupt upon reception or with data ready to be sent. Upon the arrival of an interrupt, the processor will execute a so-called Interrupt Service Routine, ISR, which is defined in the function MyISR(). That function will read the data, process it, and send it back. The processor will then be allowed to be idle or executing any other task until an IO activity requires attention; this will greatly improve system efficiency if done using interrupts.

The next example program shows the setting, interrupt enable, and the ISR service routine. This approach just highlights the merits of interrupt-driven IO for multitasking and, hence, makes it more preferred to polled IO in most embedded systems.

Further, the system will be able to save more power using interrupt-driven I/O since the processor does not need to remain awake, polling continuously for I/O events. This approach also improves system responsiveness since the processor can respond immediately to any I/O operation at the time of its occurrence. Timing is also crucial in real-time applications, and interrupt-driven I/O offers a more reliable and predictable method for handling I/O tasks, ensuring the immediate attention of time-critical tasks.

The experiment conveys the practical advantages of interrupt-driven I/O, showing how it can be integrated into embedded systems to enhance overall performance and resource management.

**A diagram of a computer flowchart

Description automatically generatedPart-2 Expanding the IO Bus and Adding Multiple Peripherals**

Figure 2: Block Diagram of the Hardware Platform (Part 2)

AXI Crossbar and IO Expansion:

We implemented an AXI crossbar for efficient connection with multiple peripherals. It helps in supporting parallel data transfers, which raises the system's throughput. In that, the crossbar connects the MicroBlaze processor with peripherals like the AXI Timer. This makes the communication flexible and efficient.

AXI Timer:

We added an AXI Timer to measure execution times of applications with high accuracy. This is necessary for benchmarking performance analysis.

DDR3 Memory Controller and Data Cache:

We implemented the DDR3 memory from the Zybo Z7 board, which provides a dedicated memory controller that makes more memory available for larger applications. Also, we added a 16kB data cache and configured it in write-through mode to make the access of memory faster by eliminating latency. We have also added a barrel shifter and a 64-bit integer multiplier to enhance the computational capability of the system.

Logic Analyser and Performance Monitoring:

The AXI Data Width Converter module provides an interface to the link with the external DDR memory and to the AXI Timer for performance monitoring.

This configuration makes for a fully-fledged platform in which to test and optimize embedded systems, with a strong support for peripherals, a fine memory hierarchy, and higher processing power.

**Results:**

The results of the project are documented below. The following images show the output and performance metrics obtained during the project execution.

1. **Optimization Level 1 (-00)**

**A screenshot of a computer

Description automatically generated**

This section begins with a process in which all the kernels are optimized first on the basis of a standard level of optimization. Therefore, the memory allocation time results from these four kernels, either individually or in combination.

The efficiency of memory operations and execution times was areas where much emphasis was made in the optimization aspect of the process. The following results are plotted in detail in the following pictures of memory allocation times relating to Kernel 1, Kernel 2, Kernel 3, Kernel 4, and also the summed memory allocation time for all kernels.

**2). Optimization Level 2 (-01)**

**A screenshot of a computer

Description automatically generated**

In this section, we then optimized all the kernels using Optimization Level 2 (-O2). The results of memory allocation time for each of the four kernels are presented individually, as well as the aggregate total and we can see that there is only slight change in the output

1. **Optimization Level 3 (-02)**

**A screenshot of a computer

Description automatically generated**

Then we optimize it at this level and memeroy allocation got failed after just first kernel.

1. **Optimization Level 4 (-03)**

**A screenshot of a computer


Description automatically generated**

1. **Optimization Level 5 (-0S)**

**A screenshot of a computer

Description automatically generated**


This is the output of optimization at level 04 and 0s respectively and we can see the normal difference in output and it is showing that time increase after optimization.

1. **Optimization Level**
2. **Optimization Level**

**A screenshot of a computer

Description automatically generated**

1. **Optimization Level**

****

After the all different optimization, a number of hardware platform optimizations were considered. Additional modifications were made to further optimize the performance of the system.

These experiments demonstrate that even seemingly small changes in the configuration of the hardware can make fairly large differences in run times for memory allocation. Each of these hardware optimizations was then carefully made and the system efficiency measured.

These results depict that even when optimizations in software are important for better performance, the optimizations at the hardware level might bring about visible changes in memory allocation times. This result highlights the need for a holistic model of optimization that marries software and hardware improvements to attain peak performance in an embedded system.

Accompanying images provide full comparatives regarding memory allocation times between different hardware configurations, outlining the variations and improvements noted. This extensive analysis thus calls for constant evaluation and fine-tuning of software and hardware parts towards the result of effective and reliable system operation.

**Conclusion**In this paper, design and evaluation of the FPGA-based system using the Xilinx MicroBlaze processor will be presented, considering two major aspects: handling IOs and memory hierarchy optimization. First, in this section it was shown that the interrupt-driven IO is much more efficient and responsive as compared to the polled one. The second section was focused on enhancing system performance by integrating peripherals, a data cache, and additional hardware support. Benchmarks for various computational kernels were run in order to demonstrate these benefits. This has demonstrated that, through careful configuration of the hardware, dramatic performance improvements can be made to an embedded system.

**Appendix**

**Code for part -1**

#include <xio.h>

#include <string.h>

#include <mb\_interface.h>

#include "xparameters.h"

// UART base address definition

#define UART\_BASE\_ADDR XPAR\_UARTLITE\_0\_BASEADDR

// UART register offsets

#define UART\_RX\_OFFSET 0x00

#define UART\_TX\_OFFSET 0x04

#define UART\_STAT\_OFFSET 0x08

#define UART\_CTRL\_OFFSET 0x0C

// Status flag bit masks

#define TX\_FIFO\_FULL\_BIT (1 << 3)

#define RX\_FIFO\_VALID\_BIT (1 << 0)

#define UART\_INTR\_EN\_BIT (1 << 4) // Example: Enable interrupt (verify with your product guide)

// Interrupt enable bit for UART module

#define UART\_INTR\_EN\_MASK (1 << 4) // Verify with the product guide

// Global variable to track the interrupt count

volatile u32 interrupt\_count = 0;

// Custom Interrupt Service Routine

void UART\_ISR() \_\_attribute\_\_((interrupt\_handler));

void UART\_ISR(void \*CallbackRef) {

// Handle the interrupt

if (XIo\_In32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_STAT\_OFFSET)) & RX\_FIFO\_VALID\_BIT) {

// Retrieve the received character

char received\_char = XIo\_In32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_RX\_OFFSET)) & 0xFF;

print('H');

// Echo the character back

while (XIo\_In32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_STAT\_OFFSET)) & TX\_FIFO\_FULL\_BIT);

XIo\_Out32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_TX\_OFFSET), received\_char);

}

// Clear the interrupt if necessary

// Usually, reading the RX register clears the interrupt. If needed:

// XIo\_Out32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_STAT\_OFFSET), RX\_FIFO\_VALID\_BIT);

interrupt\_count++;

}

void set\_register\_bit(u32 addr, u32 bit) {

// Read-modify-write operation

u32 value = XIo\_In32((volatile u32 \*) addr);

value |= bit;

XIo\_Out32((volatile u32 \*) addr, value);

}

void clear\_register\_bit(u32 addr, u32 bit) {

// Read-modify-write operation

u32 value = XIo\_In32((volatile u32 \*) addr);

value &= ~bit;

XIo\_Out32((volatile u32 \*) addr, value);

}

void print(char \*str) {

u32 uart\_status = 0;

u32 str\_len = strlen(str);

for (u32 i = 0; i < str\_len; i++) {

do {

uart\_status = XIo\_In32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_STAT\_OFFSET));

} while (uart\_status & TX\_FIFO\_FULL\_BIT);

XIo\_Out32((volatile u32 \*)(UART\_BASE\_ADDR + UART\_TX\_OFFSET), str[i]);

}

}

int main(void) {

u32 uart\_status = 0;

// Initialize interrupt controller (if necessary)

// Xil\_ExceptionInit();

// Register the custom ISR (if necessary)

// Xil\_ExceptionRegisterHandler(XIL\_EXCEPTION\_ID\_INT,

// (Xil\_ExceptionHandler)UART\_ISR,

// NULL);

// Enable UART interrupts

set\_register\_bit(UART\_BASE\_ADDR + UART\_CTRL\_OFFSET, UART\_INTR\_EN\_MASK);

// Enable MicroBlaze interrupts

// Xil\_ExceptionEnable();

microblaze\_enable\_interrupts();

// Initial message print

print("welcome to system");

while (1) {

// Main loop for other tasks, UART handled by ISR

}

// Disable interrupts (if necessary)

// Xil\_ExceptionDisable();

microblaze\_disable\_interrupts();

// Normal exit

return 0;

}

**Code for part -2**

/\*#include <stdio.h>

#include "platform.h"

#include "xil\_printf.h"

#include "xil\_cache.h"

#include <stdio.h>

#define ARRAY\_SIZE 10 // Define a constant for array size

void invalidate\_cache() {

Xil\_DCacheInvalidate();

Xil\_ICacheInvalidate();

}

void kernel1(int \*A, int size, int offset) {

int i;

for (i = 0; i < size - offset; i += 4) {

A[i] += A[i + offset];

if (i + 1 < size - offset) A[i + 1] += A[i + 1 + offset];

if (i + 2 < size - offset) A[i + 2] += A[i + 2 + offset];

if (i + 3 < size - offset) A[i + 3] += A[i + 3 + offset];

}

}

void kernel2(int \*A, int size) {

int i;

for (i = 3; i < size; i += 2) {

A[i] = A[i - 1] + A[i - 2] \* A[i - 3];

if (i + 1 < size) A[i + 1] = A[i] + A[i - 1] \* A[i - 2];

}

}

void kernel3(float \*h, float \*w, int \*idx, int size) {

for (int i = 0; i < size; ++i) {

int index = idx[i];

h[index] = h[index] + w[i];

}

}

float kernel4(float \*A, float \*B, int size) {

float sum = 0;

for (int i = 0; i < size; i += 4) {

float diff0 = A[i] - B[i];

float diff1 = A[i + 1] - B[i + 1];

float diff2 = A[i + 2] - B[i + 2];

float diff3 = A[i + 3] - B[i + 3];

if (diff0 > 0) sum += diff0;

if (i + 1 < size && diff1 > 0) sum += diff1;

if (i + 2 < size && diff2 > 0) sum += diff2;

if (i + 3 < size && diff3 > 0) sum += diff3;

}

return sum;

}

int main() {

invalidate\_cache();

// Initialize arrays

int A[ARRAY\_SIZE];

float h[ARRAY\_SIZE], w[ARRAY\_SIZE], B[ARRAY\_SIZE];

int idx[ARRAY\_SIZE];

int size = ARRAY\_SIZE;

int offset = 5;

// Populate arrays with test data

for (int i = 0; i < ARRAY\_SIZE; ++i) {

A[i] = i;

h[i] = i \* 1.0f;

w[i] = i \* 1.0f;

B[i] = i \* 1.0f;

idx[i] = i % ARRAY\_SIZE;

}

// Call kernels

kernel1(A, size, offset);

kernel2(A, size);

kernel3(h, w, idx, size);

float result = kernel4(h, B, size);

// Print results for verification

printf("Kernel4 result: %f\n", result);

return 0;

}

\*/

#include <xil\_printf.h> // Lightweight version of printf

#include <xparameters.h> // Defines all the components in the memory map

#include <xio.h> // Required for reading / writing memory mapped registers

#include <stdlib.h> // Required for malloc, srand/rand ..

#include <stdio.h>

#include "timer.h"

#define ARRAY\_SIZE 64

void kernel1(int \*array, int length, int offset);

void kernel2(int \*array, int length);

void kernel3(float \*height, float \*weight, int \*indices, int length);

float kernel4(float \*arrayA, float \*arrayB, int length);

void print\_double(const char \*label, double value) {

char buffer[64];

snprintf(buffer, sizeof(buffer), "%f", value);

xil\_printf("%s: %s\r\n", label, buffer);

}

void print\_float(const char \*label, float value) {

char buffer[64];

snprintf(buffer, sizeof(buffer), "%f", value);

xil\_printf("%s: %s\r\n", label, buffer);

}

int main() {

srand(42);

int \*intArray = (int \*) malloc(ARRAY\_SIZE \* sizeof(int));

float \*heights = (float \*)malloc(ARRAY\_SIZE \* sizeof(float));

float \*weights = (float \*)malloc(ARRAY\_SIZE \* sizeof(float));

float \*floatArrayA = (float \*)malloc(ARRAY\_SIZE \* sizeof(float));

float \*floatArrayB = (float \*)malloc(ARRAY\_SIZE \* sizeof(float));

int \*indices = (int \*)malloc(ARRAY\_SIZE \* sizeof(int));

if (intArray == NULL || heights == NULL || weights == NULL || floatArrayA == NULL || floatArrayB == NULL || indices == NULL) {

xil\_printf("Memory allocation failed\n");

return 1;

}

for (int i = 0; i < ARRAY\_SIZE; i++) {

intArray[i] = rand() % 100;

heights[i] = (float)(rand() % 100) / 100.0;

weights[i] = (float)(rand() % 100) / 100.0;

floatArrayA[i] = (float)(rand() % 100) / 100.0;

floatArrayB[i] = (float)(rand() % 100) / 100.0;

indices[i] = i % ARRAY\_SIZE;

}

// Kernel 1

start\_timer();

kernel1(intArray, ARRAY\_SIZE, 5);

double kernel1Time = stop\_timer();

print\_double("Kernel 1 time", kernel1Time);

// Kernel 2

start\_timer();

kernel2(intArray, ARRAY\_SIZE);

double kernel2Time = stop\_timer();

print\_double("Kernel 2 time", kernel2Time);

// Kernel 3

start\_timer();

kernel3(heights, weights, indices, ARRAY\_SIZE);

double kernel3Time = stop\_timer();

print\_double("Kernel 3 time", kernel3Time);

// Kernel 4

start\_timer();

float resultSum = kernel4(floatArrayA, floatArrayB, ARRAY\_SIZE);

double kernel4Time = stop\_timer();

print\_double("Kernel 4 time", kernel4Time);

print\_float("Sum", resultSum);

free(intArray);

free(heights);

free(weights);

free(floatArrayA);

free(floatArrayB);

free(indices);

return 0;

}

void kernel1(int \*array, int length, int offset) {

int i;

for (i = 0; i < length - offset; i += 4) {

array[i] += array[i + offset];

if (i + 1 < length - offset) array[i + 1] += array[i + 1 + offset];

if (i + 2 < length - offset) array[i + 2] += array[i + 2 + offset];

if (i + 3 < length - offset) array[i + 3] += array[i + 3 + offset];

}

}

void kernel2(int \*array, int length) {

int i;

for (i = 3; i < length; i += 2) {

array[i] = array[i - 1] + array[i - 2] \* array[i - 3];

if (i + 1 < length) array[i + 1] = array[i] + array[i - 1] \* array[i - 2];

}

}

void kernel3(float \*height, float \*weight, int \*indices, int length) {

for (int i = 0; i < length; ++i) {

int index = indices[i];

height[index] = height[index] + weight[i];

}

}

float kernel4(float \*arrayA, float \*arrayB, int length) {

float sum = 0;

for (int i = 0; i < length; i += 4) {

float diff0 = arrayA[i] - arrayB[i];

float diff1 = arrayA[i + 1] - arrayB[i + 1];

float diff2 = arrayA[i + 2] - arrayB[i + 2];

float diff3 = arrayA[i + 3] - arrayB[i + 3];

if (diff0 > 0) sum += diff0;

if (i + 1 < length && diff1 > 0) sum += diff1;

if (i + 2 < length && diff2 > 0) sum += diff2;

if (i + 3 < length && diff3 > 0) sum += diff3;

}

return sum;

}